

WE CLAIM:

1. A system for enabling device communication in an expanded computing device comprising:

a first integrated chip having a first register and a second register therein;

5 a second integrated chip having a third register and a fourth register therein;

a first serial link coupled between the first register and the third register; and

a second serial link coupled between the second register and the fourth register.

2. The system of claim 1 wherein the first integrated chip is an application specific
10 integrated chip.

3. The system of claim 2 wherein the first integrated chip is configured to enable the
transfer of data to the second integrated chip without using caching.

15 4. The system of claim 2 wherein the second integrated chip is configured to enable
the transfer of data to the first integrated chip without using caching.

5. The system of claim 1 further comprising a primary bus coupled to the first
integrated chip.

20 6. The system of claim 1 further comprising a secondary bus coupled to the second
integrated chip.

7. The system of claim 5 further comprising a first interface coupled between the primary bus and the first register and the second register.

8. The system of claim 6 further comprising a second interface coupled between the secondary bus and the third register and the fourth register.

5

1999	1998	1997	1996	1995	1994	1993	1992	1991	1990	1989	1988	1987	1986	1985	1984	1983	1982	1981	1980	1979	1978	1977	1976	1975	1974	1973	1972	1971	1970	1969	1968	1967	1966	1965	1964	1963	1962	1961	1960	1959	1958	1957	1956	1955	1954	1953	1952	1951	1950	1949	1948	1947	1946	1945	1944	1943	1942	1941	1940	1939	1938	1937	1936	1935	1934	1933	1932	1931	1930	1929	1928	1927	1926	1925	1924	1923	1922	1921	1920	1919	1918	1917	1916	1915	1914	1913	1912	1911	1910	1909	1908	1907	1906	1905	1904	1903	1902	1901	1900	1899	1898	1897	1896	1895	1894	1893	1892	1891	1890	1889	1888	1887	1886	1885	1884	1883	1882	1881	1880	1879	1878	1877	1876	1875	1874	1873	1872	1871	1870	1869	1868	1867	1866	1865	1864	1863	1862	1861	1860	1859	1858	1857	1856	1855	1854	1853	1852	1851	1850	1849	1848	1847	1846	1845	1844	1843	1842	1841	1840	1839	1838	1837	1836	1835	1834	1833	1832	1831	1830	1829	1828	1827	1826	1825	1824	1823	1822	1821	1820	1819	1818	1817	1816	1815	1814	1813	1812	1811	1810	1809	1808	1807	1806	1805	1804	1803	1802	1801	1800	1799	1798	1797	1796	1795	1794	1793	1792	1791	1790	1789	1788	1787	1786	1785	1784	1783	1782	1781	1780	1779	1778	1777	1776	1775	1774	1773	1772	1771	1770	1769	1768	1767	1766	1765	1764	1763	1762	1761	1760	1759	1758	1757	1756	1755	1754	1753	1752	1751	1750	1749	1748	1747	1746	1745	1744	1743	1742	1741	1740	1739	1738	1737	1736	1735	1734	1733	1732	1731	1730	1729	1728	1727	1726	1725	1724	1723	1722	1721	1720	1719	1718	1717	1716	1715	1714	1713	1712	1711	1710	1709	1708	1707	1706	1705	1704	1703	1702	1701	1700	1699	1698	1697	1696	1695	1694	1693	1692	1691	1690	1689	1688	1687	1686	1685	1684	1683	1682	1681	1680	1679	1678	1677	1676	1675	1674	1673	1672	1671	1670	1669	1668	1667	1666	1665	1664	1663	1662	1661	1660	1659	1658	1657	1656	1655	1654	1653	1652	1651	1650	1649	1648	1647	1646	1645	1644	1643	1642	1641	1640	1639	1638	1637	1636	1635	1634	1633	1632	1631	1630	1629	1628	1627	1626	1625	1624	1623	1622	1621	1620	1619	1618	1617	1616	1615	1614	1613	1612	1611	1610	1609	1608	1607	1606	1605	1604	1603	1602	1601	1600	1599	1598	1597	1596	1595	1594	1593	1592	1591</
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	--------

9. A method of transferring data between a first device having a first integrated chip therein and a second device having a second integrated chip therein, to enable an expanded computer system, the method comprising:

receiving a first data at the first integrated chip; and

independently writing the first data to the second integrated chip.

5

10. The method of claim 9 wherein the act of independently writing is performed by the first integrated chip.

11. The method of claim 10 wherein the act of independently writing writes the first data independently of an operating system.

12. The method of claim 10 wherein the act of independently writing writes the first data independently of hardware.

13. The method of claim 9 wherein the act of independently writing defines a transparent transaction.

14. The method of claim 9 wherein the act of independently writing is performed across a serial connection.

20

15. The method of claim 9 wherein the second integrated chip is enabled to independently write a second data to the first integrated chip.

16. The method of claim 15 wherein the first integrated chip writes to the second integrated chip via a serial connection.

5

17. The method of claim 15 wherein the second integrated chip writes to the first integrated chip via a serial connection.

18. The method of claim 17 wherein the first integrated chip and the second integrated chip operate as mirrors.

19. The method of claim 9 wherein the act of independently writing mirrors information contained in the first register to the second register.

20. A system of transferring data between two devices, comprising:

a first integrated circuit having a first register, the first integrated circuit configured to transparently transfer data to a second integrated circuit;

the second integrated circuit having a second register, the second integrated circuit configured to transparently transfer data to the first integrated circuit; and

5 a serial link coupling the first integrated circuit and the second integrated circuit.

21. The system of claim 19 further comprising a primary bus coupled to the first register and a secondary bus coupled to the second register.

22. The system of claim 19 wherein the first register is a PCI Standard register.

23. The system of claim 19 wherein the first register contains a base register and a limit register to indicate predetermined addresses for devices that can be found connected to a secondary bus.